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I. INTRODUCTION
Multiple gate transistors have been designed to improve the electrostatic control of the gate over the charges in the channel, allowing stronger immunity against short channel effects [1] . Since higher electrostatic coupling is obtained increasing the number of gates and reducing the distance among them, triple gate (3G) and Gate-All-Around (GAA) MOSFETs have demonstrated to outperform short channel FinFETs, attracting interest of both scientific community and semiconductor industry [2] . Nanoscale multiple gate MOSFETs called nanowires, characterized by thin silicon thickness and narrow fin width, have shown to be a good alternative to FinFET technology for the continuity of the CMOS roadmap due to their great performance and scalability [3] , [4] .
To fulfill higher drive current requests imposed by the International Technology Roadmap for Semiconductors (ITRS), the performance of multiple gate structures have been improved through the development of new technologies and implementation of different materials and process techniques, such as mechanical stress and rotated substrates. While the use of compressive and tensile stress can enhance holes and electrons mobility, respectively [5] , [100]-orientated channel can boost n-type NWs current due to higher electrons mobility along (100) sidewalls [6] .
Recently, vertically stacked NWs have been successfully fabricated due to advanced process developments. These devices combine reduced SCE and improved on-state current (I ON ) due to higher device aspect ratio, as the overall channel width (W eff ) is increased and proportional to the number of beams [7] - [9] .
In this work, we present the performance and transport of vertically stacked p-FET SOI NWs fabricated with inner spacers and SiGe raised source/drain [9] . The analysis is performed as a function of both W FIN and L, for NWs orientated along [110] and [100] directions. Electrical characterization is performed from I-V and C-V curves to evaluate I ON /I OFF behavior, gate-to-channel capacitance (C GC ), effective oxide thickness (EOT), threshold voltage (V TH ) rolloff, subthreshold slope (S), DIBL, series resistance (R S ) and effective mobility ( eff ).
II. DEVICES CHARACTERISTICS
Vertically stacked NWs with two levels have been fabricated at CEA-LETI, starting from SOI wafers with 145nm buried oxide thickness and using a replacement metal gate (RMG) process. TEM images of the cross section (a) and the longitudinal section (b) of the studied stacked-NWs MOSFETs are presented in Fig. 1 . It is observed that the wire at the bottom presents a -shaped gate while the wire at the top is GAA. Both levels have a 10nm thick Si channel and Si 0.7 Ge 0.3 :B raised source/drain have been used in order to induce a compressive strain of up to 1% in both top and bottom channels [9] be found in [9] .
In order to extract the EOT resulted from the gate stack deposition after RMG process, capacitance measurements were performed and compared to results obtained from a PoissonSchrödinger solver considering quantum confinement effects for FDSOI MOSFETs. Indeed, holes mobility is enhanced in the (110)-oriented sidewalls in comparison to (100) plan [10] . Additionally, the SiGe source and drain induce a uniaxial compressive stress, which may become detrimental in narrow p-NWs with [100]-oriented channel. As reported in [11] , the longitudinal piezoresistive coefficient of [100]-oriented NWs are lower than zero (see Fig. 5 in [11] , where L,NW
[100] < 0), which degrades even more the holes mobility in such narrow devices. From the logarithmic scaled curves in Fig. 3 , it is possible to state that neither by reducing L from 100nm to 30nm nor by decreasing V DS down to -0.9V significant degradations of the subthreshold characteristics are observed. 2 levels of NWs. Moreover, one can observe similar I OFF for both channel directions and I ON /I OFF ratio in the order of ~10 4 , higher for 0° NWs and increasing with W FIN reduction. [12] . Good linearity of the data points is demonstrated by the solid lines, which lead to series resistance values around 140 and 360Ω.µm, for [110] and [100]-NWs, respectively. The linear curves observed in Fig. 6 cross the yaxis at the same R T .W eff value for all W FIN studied, indicating that R S scales with W FIN for the entire range of L, from 100 down to 15nm.
The hole mobility as a function of the inversion carrier density (N inv ) extracted by split-CV technique [13] for L = 100nm and W FIN = 15nm is shown in Fig. 7 . The maximum mobility is found equal to 63 and 32cm show constant behavior, which is agreement with triple gate MOSFETs results [14] . 
IV. CONCLUSIONS

